Design of Speed Independent Ripple Carry Adder
نویسندگان
چکیده
منابع مشابه
Design of Ripple Carry Adder using Quantum Cellular Automata
Quantum Cellular Automata (QCA) is one of the emerging nanotechnologies in which it is possible to implement reversible logic gates. QCA makes it possible to achieve high performance beyond the limits of existing CMOS technology. QCA does not have to dissipate its signal energy during transition. Further, there is no movement of electrons from one QCA cell to the other, there is no current flow...
متن کاملVariable delay ripple carry adder with carry chain interrupt detection
Various implementations are known for the efficient implementation of adders. As opposed to traditional optimization techniques a statistical approach using early termination detection is used in this article to obtain efficient implementations for large operands. The completion detection logic is described and the efficiency of the approach is shown and analyzed analytically and through comput...
متن کاملImplementation of MAC unit using booth multiplier & ripple carry adder
Digital signal processing is the application of mathematical operations to digitally represented signals. DSP processors share basic features designed to support high-performance, repetitive, numerically intensive tasks. MAC is the most important block in DSP system. High throughput multiplier accumulator (MAC) is always a key element to achieve a high-performance digital signal processing appl...
متن کاملDesigning of Ripple Carry Adder Using Domino Logic
This paper new design a Proposed Logic design targeting at full-custom high speed applications. The constant delay characteristic of this logic style regardless of the logic expression makes it suitable in implementing complicated logic expression such as addition. This feature enables performance advantage over static and dynamic, CD logic styles in a single cycle, multi-stage circuit block. S...
متن کاملHigh Speed and Independent Carry Chain Carry Look Ahead Adder (cla) Implementation Using Cadence-eda
In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Addition is the fundamental operation for any VLSI processors or digital signal processing. The main objective of this paper is to reduce the propagation delay and gate count of the Carry look-Ahead Adder (CLA).Which will also reflect in the reduction of area and powe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Applied Sciences
سال: 2007
ISSN: 1812-5654
DOI: 10.3923/jas.2007.848.854